

Sub A4

3. A computer system according to claim 1,
wherein if a hit decision is a cache miss, said

NUMBER	DATE	DESCRIPTION	AMOUNT	DATE	DESCRIPTION	AMOUNT
1	1/1/19	Balance	100.00	1/1/19	Balance	100.00
2	1/15/19	Check	50.00	1/15/19	Check	50.00
3	2/1/19	Deposit	25.00	2/1/19	Deposit	25.00
4	2/15/19	Check	75.00	2/15/19	Check	75.00
5	3/1/19	Balance	100.00	3/1/19	Balance	100.00
6	3/15/19	Check	30.00	3/15/19	Check	30.00
7	4/1/19	Deposit	40.00	4/1/19	Deposit	40.00
8	4/15/19	Check	60.00	4/15/19	Check	60.00
9	5/1/19	Balance	100.00	5/1/19	Balance	100.00
10	5/15/19	Check	20.00	5/15/19	Check	20.00
11	6/1/19	Deposit	35.00	6/1/19	Deposit	35.00
12	6/15/19	Check	45.00	6/15/19	Check	45.00
13	7/1/19	Balance	100.00	7/1/19	Balance	100.00
14	7/15/19	Check	15.00	7/15/19	Check	15.00
15	8/1/19	Deposit	20.00	8/1/19	Deposit	20.00
16	8/15/19	Check	35.00	8/15/19	Check	35.00
17	9/1/19	Balance	100.00	9/1/19	Balance	100.00
18	9/15/19	Check	10.00	9/15/19	Check	10.00
19	10/1/19	Deposit	15.00	10/1/19	Deposit	15.00
20	10/15/19	Check	25.00	10/15/19	Check	25.00
21	11/1/19	Balance	100.00	11/1/19	Balance	100.00
22	11/15/19	Check	5.00	11/15/19	Check	5.00
23	12/1/19	Deposit	10.00	12/1/19	Deposit	10.00
24	12/15/19	Check	15.00	12/15/19	Check	15.00
25	1/1/20	Balance	100.00	1/1/20	Balance	100.00

Sub A4
coherent controller issues a speculative read data discarding request to said cache data controller, and wherein upon accepting a speculative read data discarding request issued by said coherent controller, said cache data controller cancels speculative read data of a speculative read request corresponding to the speculative read data discarding request.

4. A computer system according to claim 1, wherein said cache is an n-way associative cache.

5. A computer system according to claim 4, wherein said cache data controller accepts an advanced speculative read request corresponding to n ways issued by said coherent controller, reads out data corresponding to n ways from said cache, and hold the data.

6. A cache data control method in a computer system including a CPU, a memory, and a cache located in a hierarchy class between said CPU and said memory, said cache data control method comprising the steps of:
receiving a request from said CPU;
determining whether said request is an advanced speculative data request;
if said request is a speculative data request, determining whether a request to the same cache entry as said advanced speculative data request is stored in a speculative read request buffer beforehand; and
if the request is stored in a speculative read request buffer beforehand, disregarding the advanced speculative data request received from said CPU.

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100

registering said advanced speculative read request with said speculative data request buffer.

if the address of the same cache entry as said

Pub #4
advanced read request is stored in said speculative read request buffer, reading out data from a pertinent entry of said speculative read request buffer; and

transmitting said data as response data.

9. A cache data control method according to claim 8, wherein if, as a result of determining whether an address of the same cache entry as said read request is stored in said speculative read request buffer, the address is not stored, said method further comprises the steps of:

transferring said read request to said cache;

selecting cache data read out from a pertinent cache entry of said cache; and


transmitting said cache data as response data.

10. A cache data control method according to claim 6, wherein if, as a result of determining whether said request received from said CPU is an advanced speculative data request, said request is not an advanced speculative data request, but a write request, said method further comprises the steps of:

determining whether an address of the same cache entry as said write request is stored in said speculative read request buffer;

if the address of the same cache entry as said write request is stored in said speculative read request buffer, invalidating a pertinent entry of said speculative request buffer;

transmitting said write request to a data

subway  section of said cache; and

writes said write request into a specified entry of said cache data section.

11. A cache data control method in a computer system including a CPU, a memory, and a cache located in a hierarchy class between said CPU and said memory, said cache data control method comprising the steps of:

receiving a memory access request from said CPU;

determining whether said memory access request is a read request;

if said memory access request is a read request, issuing an advanced speculative read request to a cache data controller, and sending a cache entry number of said read request to a cache tag section;

reading out a cache tag of said cache entry number from said cache tag section;

determining whether said cache tag read out hits a cache tag of said read request; and

upon a hit, issuing a read request to said cache controller.

12. A cache data control method according to claim 11, wherein if a cache miss occurs between the cache tag read out from said cache tag section and the cache tag of said read request, said cache data control method further comprises the steps of:

issuing a read request; and

registering the cache tag of said memory access

Sub A4
request with said cache tag section.

13. A cache data control method according to claim 11, wherein if the request received from the CPU is a write request, said cache data control method further comprises the steps of:

reading a cache tag from said cache tag section and determining whether a cache hit has occurred;

if as a result of said determination a cache hit has occurred, issuing a write request to said cache data controller; and

sending write data from a data buffer to said cache data controller.

14. A cache data control method according to claim 13, wherein if the determination on the cache tag read out from said cache tag section results in a cache miss, said cache data control method further comprises the steps of:

issuing a write request; and

sending write data from the data buffer to said memory.

15. A computer system according claim 1, wherein said cache is a set associative cache.

16. A cache data control method according to claim 6, wherein a set associative cache is used as said cache.

17. A cache data control method in a computer system including a CPU, a storage controller, a cache tag section connected to said storage controller, a cache data section, and a cache data controller connected

Pub 74
between said cache data section and said storage controller, said cache data control method comprising the steps of:

reading cache data from said cache data section to hold in said cache data controller in response to a first read request from said storage controller; and

sending said cache data from said cache data controller to said storage controller in response to a second read request issued from said storage controller based on cache hit result from said cache tag section.

18. A cache data control method according to claim 17, further comprising a step of including a bit indicating whether a request issued from said storage controller is either one of said first and second data requests.